Introduction
Drain disturb (during programming) is an important reliability issue for NOR flash EEPROMs [1, 2] . It cakes threshold voltage (V,) shift in cells that have unselected word line (WL) but share the same bit line (BL) ofa cell that is being programmed. The effect is aggravated in scaled cells especially when higher drain bias (Vn) is used to achieve faster programming and therefore requires carehl attention.
In this paper we report an extensive study of drain disturb in isolated cells under Channel Hot Electron (CHE) and CHannel Initiated Secondary ELectron (CHISEL) programming operation . The effect of program Vo is studied for both the charge gain (erased cell) and charge loss @ r O g m e d cell) disturb modes. The disturb mechanism for CHISEL has been identified to be initiated by Band-to-Band (BB) tunnelling as opposed to S/D leakage for CHE operation. This is verified by measurements under different temperature and on cells having different floating gate length (LFe). The effect of program/erase (PE,) cycling on drain disturbs is explored for different control gate bias (VcG) and Vo (during programming). After cycling the progranddisturb margin has been found to decrease for the charge gain mode, while it remains constant for the charge loss mode. The progranddisturb margin for CHISEL operation is slightly lower compared to CHE operation under identical (initial) programming time (Tp). However the margin becomes identical when compared after lOOK PE cycling.
Experimental Details
Experiments were performed on isolated, fully scaled (W4.3pm) flash cells having LFG of 0.20pm to 0.3Opn1, t m e l oxide and IPD thickness of 12nm and 2Onm respectively. The gate couphg is about 0.6 and the cell area is 0.45pm2. Programming was done using different biases while uniform channel erase was always done using VcG= -2OV. Disturb measurements were done at identical Vo and V, (as programming) while keeping VC& to simulate an unselected WL. Charge gain and loss measurements were done on cells that were previously erased (VFl.9V) and programmed ( v~5 . 4 V ) respectively. Figure 1 shows the schematic of a flash memory array showing the cells under program (A) and drain disturb (B) conditions. Note that the presence of V, in CHISEL operation makes the field across the drain junction higher when compared to CHE operation. Charge gain disturb is due to electron injection into FG.
Results and Discussion
The electron source can be either source-drain (Sm) leakage andor band-to-hand tunneling (BBT) near the drain junction. Note that disturh under CHE operation is caused by heating and subsequent injection of electrons originating from S I D leakage [6] . However, the cell V, (during programming) is higher for CHISEL operation because of V, induced body shift, which results in reduced S I D leakage. But the presence of Ve in CHISEL operation results in larger field across the drain junction and higher BBT. Therefore, BBT generated electrons get heated hy the junction field and get attracted towards FG hy the positive FG charge (erased state) and cause charge 'gain disturb. Similarly, BBT generated holes get heated by the junction-field and get attracted towards FG by the negative FG charge (programmed state) and cause charge loss disturh. Figure 4 shows the To of a 0.26pm cell as a function of Vn for CHE and CHISEL operation. Note that S/D leakage, BB tunneling and carrier heating increase with increase in VD. Therefore, To decreases with increase in V, for both CHE and CHISEL operation as shown. Figure 5 shows To for charge gain and loss modes as a function of LFe TD decreases with decrease in Lw for CHE, hut remains almost constant for CHISEL. This can be explained by noting that with the decrease in LFo the S D leakage current increases whereas the BB tunneling current remains almost constant Figure 6 shows the temperature dependence of TO of a 0 2 6 p cell for charge gain and loss modes. The charge gain To for CHE operation decreases drastically with increase in temperature. This is expected due to the increase of SID leakage with increase in temperature. On the other hand, drain distufb under CHISEL operation shows weak temperature dependence. The charge gain TD increases slightly and the charge loss To decreases slightly with increase in temperature. Note, at higher temperature canier ) and erased (V, ) state for CHE and CHISEL operation at VcJvD=8/3.7V. It is clearly seen that Vr window closure is lower for CHISEL operation. Note that repetitive prograderase cycling creates interface and oxide defects. Charges associated with these defects act as a barrier to further charge injection. This in-tum reduces gate current (IG), which causes degradation in programming performance. Figure 8 shows the impact of P/E cycling on programming transients under CHE and CHISEL operation at Vc$/n=8/3.7V. CHISEL shows lower degradation after lOOK cycles. Figures 9 and IO shows the impact of P/E cycling on drain disturb transients under CHE and CHISEL operation at VcJvn=8/3.7V. After cycling, disturb increases for charge gain but decreases for charge loss mode. Figures 11 through 13 show TP and TO before and after lOOK PE cycles for different program Vo and VCG under CHE (charge gain, Figure 9 ) and CHISEL (charge gain and charge loss, Figure IO) operation. The prograd disturb margin for CHE charge gain disturb is 10' before cycling and reduces to lo6 after IOOK cycles. For CHISEL operation, the prograddisturb margin for charge gain mode is lo7 before cycling and reduces to lo6 after lOOK cycles. However for CHISEL charge loss mode, the prograddisturb margin before cycling is lo7 and shows a slight increase after lOOK cycles IO" IO 
